CHAPTER 5 THE INSTRUCTION SET

5.1 WHAT THE INSTRUCTION SET IS	DDD,SSS		ern designating			
A computer, no matter how sophisticated, can do only what it is instructed to do. A program is a sequence of instructions, each of which is		one of the registers A,B,C,D, E,H,L (DDD = destination, SSS = source):				
recognized by the computer and causes it to perform an operation. Once a program is placed		DDD or SSS	REGISTER NAME			
in memory space that is accessible to your CPU, you may run that same sequence of instructions as often as you wish to solve the same problem or to do the same function. The set of instructions to which the 8085A CPU will respond is permanently fixed in the design of the chip.		111 000 001 010 011 100 101	ABCDEHL			
Each computer instruction allows you to initiate the performance of a specific operation. The 8085A implements a group of instructions that move data between registers, between a register and memory, and between a register and an I/O port. It also has arithmetic and logic	⁻ rp	B as the hig	gister pairs: the B,C pair with gh-order register the low-order			

instructions, conditional and unconditional branch instructions, and machine control instructions. The CPU recognizes these instructions only when they are coded in binary form.

SYMBOLS AND ABBREVIATIONS: The following symbols and abbreviations are used in the subsequent description of the

8085A instructions:

MEANING accumulator Register A addr 16-bit address quantity

8-bit quantity 16-bit data quantity

data 16

SYMBOLS

tion

tion

D,E,H,L

'All mnemonics copyrighted@Intel Corporation 1976.

data

byte 2

byte 3

Port

r,r1,r2

The second byte of the instruc-The third byte of the instruc-

8-bit address of an I/O device One of the registers A,B,C,

5-1

RP

rh ri

The first (high-order) register of a designated register pair.

register pair.

register:

register;

one of the register pairs

The second (low-order)

register of a designated

D represents the D,E pair with

D as the high-order register

and E as the low-order

H represents the H,L pair with H as the high-order register and L as the low-order

pointer register. The bit pattern designating PAIR

SP represents the 16-bit stack REGISTER


B-C

D-E

H-L

SP

PC	16-bit program counter register (PCH and PCL are used to refer to the high-order and low-order 8 bits respectively).	5. The boxes describe the binary codes that comprise the machine instruction.6. The last four lines contain information about the execution of the instruction. The number of machine cycles and states required to ex-
SP	16-bit stack pointer register (SPH and SPL are used to refer to the high-order and low-order 8 bits respectively).	ecute the instruction are listed first. If the in- struction has two possible execution times, as in a conditional jump, both times are listed, separated by a slash. Next, data ad-
^{-r} m	Bit m of the register r (bits are number 7 through 0 from left to right).	dressing modes are listed if applicable. The last line lists any of the five flags that are affected by the execution of the instruction.
LABEL	16-bit address of subroutine.	5.3 INSTRUCTION AND DATA FORMATS
	The condition flags:	Memory used in the MCS-85 system is organ-
Z	Zero	ized in 8-bit bytes. Each byte has a unique location in
S	Sign	physical memory. That location is described by one of
Р	Parity	a sequence of 16-bit binary addresses. The 8085A can address up to 64K (K = 1024, or 210; hence, 64K
CY	Carry	represents the decimal number 65,536) bytes of
AC	Auxiliary Carry	memory, which may consist of both random-access,
	The contents of the memory location or registers enclosed in the parentheses.	read-write memory (RAM) and read-only memory (ROM), which is also random-access. Data in the 8085A is stored in the form of 8-bit
	"Is transferred to"	binary integers:
~ ^	Logical AND	DATA WORD
₩	Exclusive OR	D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0
٨	Inclusive OR	57 56 55 54 53 52 51 50
+	Addition	MSB LSB
•	Two's complement subtraction	When a register or data word contains a binary
	Multiplication	number, it is necessary to establish the order in which
	"Is exchanged with"	the bits of the number are written. In the Intel 8085A,
	The one's complement (e.g., $\overline{(A)}$)	BIT 0 is referred to as the Least Significant Bit (LSB) , and BIT 7 (of an 8-bit number) is referred to as the
n	The restart number 0 through 7	Most Significant Bit (MSB).
NNN	The binary representation 000	An 8085A program instruction may be one, two or
	through 111 for restart number 0 through 7 respectively.	three bytes in length. Multiple-byte instructions must be stored in successive memory locations; the address
description	uction set encyclopedia is a detailed on of the 8085A instruction set. Each n is described in the following man-	of the first byte is always used as the address of the in- struction. The exact instruction format will depend on the particular operation to be executed.
ner:		Single Byte Instructions
sisting	CS-85 macro assembler format, con- of the instruction mnemonic and d fields, is printed in BOLDFACE on	$egin{pmatrix} D_7 & D_0 \end{bmatrix}$ Op Code
		Two-Byte Instructions
	me of the instruction is enclosed in eses following the mnemonic.	Pyto
	t lines contain a symbolic description the instruction does.	One D ₇ D ₀ Op Code
	followed by a narrative description of ration of the instruction.	Byte D ₇ Data or Address
	ics copyrighted ©Intel Corporation 1976. 5-	-2



5.4 ADDRESSING MODES:

Often the data that is to be operated on is stored in memory. When multi-byte numeric data is used, the data, like instructions, is stored in successive memory locations, with the least significant byte first, followed by increasingly significant bytes. The 8085A has four different modes for addressing data stored in memory or in registers:

- Direct Bytes 2 and 3 of the instruction contain the exact memory address of the data item (the loworder bits of the address are in byte 2, the high-order bits in byte 3).
- Register The instruction specifies the register or register pair in which the data is located.
- Register Indirect The instruction specifies a register pair which contains the memory address where the data is located (the high-order bits of the address are in the first register of the pair the low-order bits in the second).
- Immediate The instruction contains the data itself. This is either an 8-bit quantity or a 16-bit quantity (least significant byte first, most significant byte second).

Unless directed by an interrupt or branch institution, the execution of instructions proceeds through consecutively increasing memory locations. A branch instruction can specify the address of the next instruction to be executed in one of two ways:

 Direct — The branch instruction contains the address of the next instruction to be executed. (Except for the 'RST' instruction, byte 2 contains the low-order address and byte 3 the high-order address.) Register Indirect — The branch instruction indicates a register-pair which contains the address of the next instruction to be executed. (The high-order bits of the address are in the first register of the pair, the low-order bits in the second.)

The RST instruction is a special one-byte call instruction (usually used during interrupt sequences). RST includes a three-bit field; program control is transferred to the instruction whose address is eight times the contents of this three-bit field.

5.5 CONDITION FLAGS:

There are five condition flags associated with the execution of instructions on the 8085A. They are Zero, Sign, Parity, Carry, and Auxiliary Carry. Each is represented by a 1-bit register (or flip-flop) in the CPU. A flag is set by forcing the bit to 1; it is reset by forcing the bit to 0.

Unless indicated otherwise, when an instruction affects a flag, it affects it in the following manner:

Zero: If the result of an instruction has the value 0, this flag is set:

otherwise it is reset.

Sign: If the most significant bit of the

result of the operation has the value 1, this flag is set; other-

wise it is reset.

Parity: If the modulo 2 sum of the bits

of the result of the operation is 0, (i.e., if the result has even parity), this flag is set; otherwise it is reset (i.e., if the result

has odd parity).

Carry: If the instruction resulted in a

carry (from addition), or a borrow (from subtraction or a comparison) out of the high-order bit, this flag is set; otherwise it

is reset.

Auxiliary Carry: If the instruction caused a carry out of bit 3 and into bit 4

of the resulting value, the auxiliary carry is set; otherwise it is reset. This flag is affected by single-precision additions, subtractions, increments, decrements, comparisons, and logical operations, but is principally used with additions and in-

ly used with additions and increments preceding a DAA (Decimal Adjust Accumulator)

instruction.

MOV r, M

(Move from memory)

1

S

S


0

0

0


$(r) \leftarrow ((H) (L))$ In the ensuing dozen pages, the complete The content of the memory location, whose 8085A instruction set is described, grouped in address is in registers H and L, is moved to order under five different functional headings, register r. as follows: 0 1 D D 1 1. Data Transfer Group — Moves data between registers or between memory locations and registers. Includes moves. Cycles: 2 loads, stores, and exchanges. (See States: below.) Addressing: reg. indirect Flags: 2. Arithmetic Group — Adds, subtracts, innone crements, or decrements data in MOV M, r (Move to memory) registers or memory. (See page 5-13.) ((H))(L)) - (r)3. Logic Group — ANDs, ORs, XORs, com-The content of register r is moved to the pares, rotates, or complements data in memory location whose address is in registers or between memory and a registers H and L. register. (See page 5-16.) Branch Group — Initiates conditional or 0 S 0 unconditional jumps, calls, returns, and restarts. (See page 5-20.) 5. Stack, I/O, and Machine Control Group Cycles: 2 States: 7 Includes instructions for maintaining the stack, reading from input ports, Addressing: reg. indirect writing to output ports, setting and Flags: none reading interrupt masks, and setting and clearing flags. (See page 5-22.) MVI r, data (Move Immediate) $(r) \leftarrow (byte 2)$ The content of byte 2 of the instruction is moved to register r. The formats described in the encyclopedia reflect the assembly language processed by Intel-supplied assembler, used with the Intellec® 0 0 D D 1 D development systems. data 5.6.1 Data Transfer Group 2 Cycles: This group of instructions transfers data to and States: 7 from registers and memory. Condition flags are Addressing: immediate not affected by any instruction in this group. Flags: none MVI M. data (Move to memory immediate) MOV r1, r2 ((H) (L)) - (byte 2) (Move Register) $(r1) \leftarrow (r2)$ The content of byte 2 of the instruction is The content of register r2 is moved to moved to the memory location whose adregister r1. dress is in registers H and L. D D S S S 0 0 1 1 0 Cycles: data States: 4 (8085), 5 (8080) Addressing: register 3 Cycles: Flags: none States: 10 Addressing: immed./reg. indirect Flags: none *All mnemonics copyrighted @Intel Corporation 1976. 5-4

5.6 INSTRUCTION SET ENCYCLOPEDIA



(Store accumulator indirect) STAX rp $((rp)) \leftarrow (A)$

> The content of register A is moved to the memory location whose address is in the register pair rp. Note: only register pairs rp = B (registers B and C) or rp = D(registers D and E) may be specified.



2 Cycles: States:


Addressing:

reg. indirect Flags: none

XCHG (Exchange H and L with D and E)

 $(H) \leftrightarrow (D)$ (L) → (E)

The contents of registers H and L are exchanged with the contents of registers D and E.



Cycles: 1 States: 4

Addressing: register Flags: none

5.6.2 Arithmetic Group

This group of instructions performs arithmetic operations on data in registers and memory.


Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Carry, and Auxiliary Carry flags according to the standard rules.

All subtraction operations are performed via two's complement arithmetic and set the carry flag to one to indicate a borrow and clear it to indicate no borrow.

ADD r (Add Register)

 $(A) \leftarrow (A) + (r)$

The content of register r is added to the content of the accumulator. The result is placed in the accumulator.



1 Cycles: States:


Addressing: register

Flags: Z,S,P,CY,AC

ADD M (Add memory)

(A) - (A) + ((H) (L))

The content of the memory location whose address is contained in the H and L registers is added to the content of the accumulator. The result is placed in the accumulator.




Cycles: 2 States: 7

reg. indirect Addressing: Z,S,P,CY,AC Flags:

ADI data (Add immediate)

 $(A) \leftarrow (A) + (byte 2)$

The content of the second byte of the instruction is added to the content of the accumulator. The result is placed in the accumulator.




2 Cycles: States: 7

Addressing: immediate Flags: Z.S.P.CY.AC

ADC r (Add Register with carry)

(A) - (A) + (r) + (CY)

The content of register r and the content of the carry bit are added to the content of the accumulator. The result is placed in the accumulator.



Cycles:

States:

Addressing: register Flags: Z,S,P,CY,AC

SUB M

(Subtract memory)

(A) - (A) - ((H) (L))

(Add memory with carry)

(A) - (A) + ((H) (L)) + (CY)

The content of the memory location whose The content of the memory location whose address is contained in the H and L address is contained in the H and L registers and the content of the CY flag are registers is subtracted from the content of added to the accumulator. The result is the accumulator. The result is placed in the placed in the accumulator. accumulator Cycles: 2 Cycles: 2 States: 7 States: Addressing: rea. indirect Addressing: rea, indirect Flags: Z.S.P.CY.AC Flags: Z.Š.P.CY.AC AC! data (Add immediate with carry) SUI data (Subtract immediate) (A) - (A) + (byte 2) + (CY)(A) - (A) - (byte 2)The content of the second byte of the in-The content of the second byte of the instruction and the content of the CY flag are struction is subtracted from the content of added to the contents of the accumulator. the accumulator. The result is placed in the The result is placed in the accumulator. accumulator. data data Cycles: 2 Cycles: 2 States: States: 7 Addressina: immediate Addressina: immediate Flags: Z.S.P.CY.AC Flags: Z.S.P.CY.AC

 $(A) \leftarrow (A) - (r)$ The content of register r is subtracted from the content of the accumulator. The result is placed in the accumulator.

(Subtract Register)

ADC M

SUB r

1

register

Z.S.P.CY.AC

accumulator. The result is placed in the accumulator. S

Cycles:

States:

Flags:

Addressing:

(A) - (A) - (r) - (CY)

(Subtract Register with borrow)

register

Z,Š,P,CY,AC

The content of register r and the content of

the CY flag are both subtracted from the


Flags: All mnemonics copyrighted © Intel Corporation 1976.

Cycles:

States:

Addressing:

SBB r



*All mnemonics copyrighted © Intel Corporation 1976.

(Increment register pair)

The content of the register pair rp is in-

cremented by one. Note: No condition flags

INX rp

(rh)(rl) - (rh)(rl) + 1

Addressing:

Flags:

*All mnemonics copyrighted @Intel Corporation 1976.

register

CY

DAA

(Decimal Adjust Accumulator)

The eight-bit number in the accumulator is

adjusted to form two four-bit Binary-Coded-

Decimal digits by the following process:


are affected. O O R P O O 1 1 Cycles: 1 States: 6 (8085), 5 (8080) Addressing: register Flags: none	 If the value of the lease significant 4 bits of the accumulator is greater than 9 or if the AC flag is set, 6 is added to the accumulator. If the value of the most significant 4 bits of the accumulator is now greater than 9, or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator. NOTE: All flags are affected.
DCX rp (Decrement register pair) (rh) (rl) - (rh) (rl) - 1 The content of the register pair rp is decremented by one. Note: No condition flags are affected.	O O 1 O O 1 1 1 Cycles: 1 States: 4 Flags: Z,S,P,CY,AC
O O R P 1 O 1 1 Cycles: 1 States: 6 (8085), 5 (8080) Addressing: register Flags: none	5.6.3 Logical Group This group of instructions performs logical (Boolean) operations on data in registers and memory and on condition flags. Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Auxiliary Carry, and Carry flags according to the standard rules.
DAD rp (Add register pair to H and L) (H) (L) - (H) (L) + (rh) (rl) The content of the register pair rp is added to the content of the register pair H and L. The result is placed in the register pair H and L. Note: Only the CY flag is affected. It is set if there is a carry out of the double precision add; otherwise it is reset.	ANA r (AND Register) (A) — (A) ∧ (r) The content of register r is logically ANDed with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set (8085). The CY flag is cleared and AC is set to the OR'ing of bits 3 of the operands (8080).
O O R P 1 O O 1 Cycles: 3 States: 10	Cycles: 1 States: 4
Addressing register	Olaico. 4

5-9

Addressing:

Flags:

register Z,S,P,CY,AC



CMP M

(A) - ((H) (L))

ORA M (OR memory) $(A) \leftarrow (A) \lor ((H) (L))$ The content of the memory location whose address is contained in the H and L registers is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared. 2 Cycles: States: Addressing: req. indirect Z,S,P,CY,AC Flags: ORI data (OR Immediate) $(A) \leftarrow (A) \lor (byte 2)$ The content of the second byte of the instruction is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.. 0 data 2 Cycles: States: 7 Addressing: immediate Z,S,P,CY,AC Flags: CMP r (Compare Register) (A) - (r)The content of register r is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if (A) = (r). The CY flag is set to 1 if (A)< (r). S 0 1. Cycles: 1 States: Addressing: register Flags: Z,S,P,CY,AC

*All mnemonics copyrighted @Intel Corporation 1976.

The content of the memory location whose address is contained in the H and L registers is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if (A) = ((H) (L)). The CY flag is set to 1 if (A) < ((H)(L)).1 2 Cycles: States: Addressing: reg. indirect Z,S,P,CY,AC Flags: CPI data (Compare immediate) (A) - (byte 2)The content of the second byte of the instruction is subtracted from the accumulator. The condition flags are set by the result of the subtraction. The Z flag is set to 1 if (A) = (byte 2). The CY flag is set to 1 if (A) < (byte 2).

(Compare memory)

0

RLC (Rotate left)

$$(A_{n+1}) \leftarrow (A_n); (A_0) \leftarrow (A_7)$$

Cycles:

States:

Flags:

Addressing:

 $(CY) \leftarrow (A_7)$ The content of the accumulator is rotated left one position. The low order bit and the CY flag are both set to the value shifted out of the high order bit position. Only the CY

Cycles:

States:

Flags:


flag is affected. 0 0 0 0

1

4

CY

immediate Z,S,P,CY,AC



'All mnemonics copyrighted@Intel Corporation 1976. 5-

5.6.4 Branch Group


This group of instructions alter normal sequential program flow.

Condition flags are not affected by any instruction in this group.

The two types of branch instructions are unconditional and conditional. Unconditional transfers simply perform the specified operation on register PC (the program counter). Conditional transfers examine the status of one of the four processor flags to determine if the specified branch is to be executed. The conditions that may be specified are as follows:

COND	ITION	CCC
NZ —	not zero $(Z=0)$	000
	zero (Z = 1)	001
NC —	no carry (CY = 0)	010
_ C —	carry (CY = 1)	011
PO —	parity odd $(P=0)$	100
PE —	parity even (P = 1)	101
P —	P. 22 /2 - 3/	110
м —	minus $(S=1)$	111

JMP addr (Jump) (PC) - (byte 3) (byte 2) Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.



Cycles: 3 States: 10


Addressing: immediate

Flags: none Jcondition addr (Conditional jump)

If (CCC).

(PC) - (byte 3) (byte 2) If the specified condition is true, control is

transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruciton; otherwise, control continues sequentially.



Cycles: 2/3 (8085), 3 (8080) States: 7/10 (8085), 10 (8080)

Addressing: immediate


Flags: none

CALL addr (Call) ((SP) - 1) - (PCH) $((SP) - 2) \leftarrow (PCL)$ (SP) - (SP) - 2

(PC) - (byte 3) (byte 2)

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content

of register SP. The content of register SP is decremented by 2. Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.



Cycles:


States: 18 (8085), 17 (8080)

immediate/ Addressing: reg. indirect none

Flags:

If (CCC). ((SP) - 1) - (PCH) ((SP) - 2) - (PCL) (SP) - (SP) - 2 (PC) - (byte 3) (byte 2) If the specified condition is true, the actions specified in the CALL instruction (see above) are performed; otherwise, control continues sequentially.

Ccondition addr (Condition call)



States: 9/18 (8085), 11/17 (8080) immediate/ Addressing: reg. indirect

2/5 (8085), 3/5 (8080)

Flags: none

Cvcles:

(Return)

(PCL) - ((SP));


(PCH) - ((SP) + 1);

SP is incremented by 2.

RET

 $(SP) \leftarrow (SP) + 2;$ The content of the memory location whose address is specified in register SP is moved to the low-order eight bits of register PC. The content of the memory location whose address is one more than the content of

register SP is moved to the high-order eight bits of register PC. The content of register



Cycles: States: 10 Addressing: reg. indirect Flags: none

Recondition If (CCC).

RST n


(Conditional return)

(PCL) - ((SP))

(PCH) - ((SP) + 1) (SP) - (SP) + 2

continues sequentially.

If the specified condition is true, the actions specified in the RET instruction (see above) are performed; otherwise, control



Cycles: 1/3

6/12 (8085), 5/11 (8080)

Addressing: reg. indirect Flags: none (Restart)

States:

((SP) - 1) - (PCH) ((SP) - 2) - (PCL) (SP) - (SP) - 2

(PC) - 8 * (NNN) The high-order eight bits of the next instruction address are moved to the


memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two. Control is transferred

times the content of NNN.

to the instruction whose address is eight

12 (8085), 11 (8080)





Cycles: States:

Addressing: reg. indirect Flags: none 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

Program Counter After Restart

high-order eight bits of register PC. The content of register L is moved to the loworder eight bits of register PC. 1

Cycles:

States:

Flags:

Addressing:

(Jump H and L indirect --

move H and L to PC)

The content of register H is moved to the

PCHL

5.6.5

flags.

PUSH rp

1

(PCH) - (H)

 $(PCL) \leftarrow (L)$

6 (8085), 5 (8080) register none Stack, I/O, and Machine Control Group

This group of instructions performs I/O, manipulates the Stack, and alters internal control Unless otherwise specified, condition flags are

not affected by any instructions in this group. (Push) $((SP) - 1) \leftarrow (rh)$

 $((SP) - 2) \leftarrow (rI)$ $((SP) \leftarrow (SP) - 2$

The content of the high-order register of

register pair rp is moved to the memory location whose address is one less than

the content of register SP. The content of the low-order register of register pair rp is

moved to the memory location whose address is two less than the content of register SP. The content of register SP is

decremented by 2. Note: Register pair rp = SP may not be specified.

1 R Cycles:

States: Addressing:

 $(SP) \leftarrow (SP) - 2$

12 (8085), 11 (8080) reg. indirect Flags: none

 $((SP) - 1) \leftarrow (A)$ $((SP) - 2)_0 - (CY), ((SP) - 2)_1 - X$

PUSH PSW (Push processor status word)

0

1

 $((SP) - 2)_2 - (P)$, $((SP) - 2)_3 - X$

X: Undefined.

 $((SP) - 2)_4 - (AC), ((SP) - 2)_5 - X$ $((SP) - 2)_6 \leftarrow (Z), ((SP) - 2)_7 \leftarrow (S)$

to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two.

 D_7

S

POP rp

(rl) -- ((SP))

1

States: Addressing: Flags:

Cycles:

FLAG WORD D_6 D_5

Z Х

AC

SP may not be specified.

R

P

Cycles:

States:

Flags:

Addressing:

0

3

X: undefined

 D_4

The content of the memory location, whose

 $(SP) \leftarrow (SP) + 2$

(Pop)

(rh) - ((SP) + 1)

12 (8085), 11 (8080)

reg. indirect

 D_3

Х

none

 D_1

X

The content of register A is moved to the

memory location whose address is one

less than register SP. The contents of the

condition flags are assembled into a pro-

cessor status word and the word is moved

D٥

1

Dα

address is specified by the content of register SP, is moved to the low-order register of register pair rp. The content of the memory location, whose address is one

more than the content of register SP, is moved to the high-order register of register rp. The content of register SP is incremented by 2. Note: Register pair rp =

1 0

reg.indirect none

0

5-15

'All mnemonics copyrighted @Intel Corporation 1976.

(SP) - (H) (L)

are moved to register SP.

(Move HL to SP)

The contents of registers H and L (16 bits)

1

1

SPHI

$(Z) \leftarrow ((SP))_6$ $(S) \leftarrow ((SP))_7$ $(A) \leftarrow ((SP) + 1)$ 1 1 O ٥ $(SP) \leftarrow (SP) + 2$ The content of the memory location whose address is specified by the content of Cvcles: register SP is used to restore the condition 6 (8085), 5 (8080) States: flags. The content of the memory location Addressing: register whose address is one more than the con-Flags: none tent of register SP is moved to register A. The content of register SP is incremented by 2. IN port (Input) (A) - (data) The data placed on the eight bit bidirectional data bus by the specified port is moved to register A. 1 1 O 3 Cycles: 1 1 O 1 States: 10 Addressina: rea. indirect port Flags: Z.S.P.CY.AC 3 Cycles: XTHL States: (Exchange stack top with H 10 and L) Addressing: direct $(L) \leftrightarrow ((SP))$ Flags: none $(H) \leftrightarrow ((SP) + 1)$ The content of the L register is exchanged OUT port with the content of the memory location (Output) (data) - (A) whose address is specified by the content The content of register A is placed on the of register SP. The content of the H register eight bit bi-directional data bus for is exchanged with the content of the transmission to the specified port. memory location whose address is one more than the content of register SP. 1 1 0 1 0 1 1 port Cycles: Cycles: 3 16 (8085), 18 (8080) States: States: 10 Addressing: reg. indirect Addressing: direct Flags: none Flags: none

5-16

POP PSW


 $(CY) \leftarrow ((SP))_0$ (P) - ((SP))₂

(AC) - ((SP))

*All mnemonics copyrighted @Intel Corporation 1976.

(Pop processor status word)

0



5-17

*All mnemonics copyrighted © Intel Corporation 1976.

SIM (Set Interrupt Masks) (8085 only)

The execution of the SIM instruction uses the contents of the accumulator (which must be previously loaded) to perform the following functions:

- Program the interrupt mask for the RST 5.5, 6.5, and 7.5 hardware interrupts.
- Reset the edge-triggered RST 7.5 input latch.
- Load the SOD output latch.

To program the interrupt masks, first set accumulator bit 3 to 1 and set to 1 any bits 0, 1, and 2, which disable interrupts RST 5.5, 6.5, and 7.5, respectively. Then do a SIM instruction. If accumulator bit 3 is 0 when the


struction. If accumulator bit 3 is 0 when the SIM instruction is executed, the interrupt mask register will not change. If accumulator bit 4 is 1 when the SIM instruction is executed, the RST 7.5 latch is then reset. RST 7.5 is distinguished by the fact that its latch is always set by a rising edge on the RST 7.5 input pin, even if the jump to service routine is inhibited by masking. This latch remains high until cleared by a

cumulator bit 4 high, or by an internal processor acknowledge to an RST 7.5 interrupt subsequent to the removal of the mask (by a SIM instruction). The RESET IN signal always sets all three RST mask bits.

RESET IN, by a SIM Instruction with ac-

If accumulator bit 6 is at the 1 level when the SIM instruction is executed, the state of accumulator bit 7 is loaded into the SOD latch and thus becomes available for interface to an external device. The SOD latch is

face to an external device. The SOD latch is unaffected by the SIM instruction if bit 6 is 0. SOD is always reset by the RESET IN signal.



8080A/8085A INSTRUCTION SET INDEX Table 5-1

- Ins	truction	Code	Bytes	T St		Machine Cycles			
	-			8085A	A0808				
ACI	DATA	CE data	2	7	7	FR			
ADC	REG	1000 1888	1	4	4	F			
ADC	M	8E	1	7	7	FR			
ADD	REG	1000 0SSS	1	4	4	F			
ADD	М	86	1	7	7	FR			
ADI	DATA -	C6 data	2	7	7	FR			
ANA	REG	1010 0SSS	1	4	4	F			
ANA	М	A6	1	7	7	FR			
ANI	DATA	E6 data	2	7	7	FR			
CALL	LABEL	CD addr	3	18	17	SRRWW*			
CC	LABEL	DC addr	3	9/18	11/17	SR•/SRRWW*			
CM	LA8EL	FC addr	3	9/18	11/17	SR•/SRRWW*			
CMA		2F	1	4)	4	F			
CMC		3F	1	4	4	F			
CMP	REG	1011 1SSS	1	4	4	F			
CMP	M	BE	1	7	7	FR			
CNC	LABEL	D4 addr	3	9/18	11/17	SRe/SRRWW*			
CNZ	LABEL	C4 addr	3	9/18	11/17	SR•/SRRWW*			
CP	LABEL	F4 addr	3	9/18	11/17	S R•/S R R W W*			
CPE	LABEL	EC addr	3	9/18	11/17	SR•/SRRWW*			
CPI	DATA	FE data	2	7	7	FR			
CPO	LABEL	E4 addr	3	9/18	11/17	SRe/SRRWW*			
cz	LABEL	CC addr	3	9/18	11/17	SR•/SRRWW*			
DAA		27	1	4	4	F			
DAD	RP	00RP 1001	1	10	10	FBB			
DCR	REG	00SS S101	1	4	5	F*			
DCR	M	35	1	10	10	FRW			
DCX	RP	00RP 1011	1	6	5	S*			
ום		F3	1	4	4	F			
EI		FB	1	4	4	F			
HLT		76	1	5	7	FB			
IN	PORT	DB data	2	10	10	FRI			
INR	REG	00SS S100	1	4	5	F*			
INR	M	34	1	10	10	FRW -			
INX	RP	00RP 0011	1	6	5	s•			
JC .	LABEL	DA addr	3	7/10	10	FR/FRR†			
JM	LABEL	FA addr	3	7/10	10	FR/FAR [†]			
JMP	LABEL	C3 addr	3	10	10	FRR			
JNC	LABEL	D2 addr	3	7/10		FR/FRR†			
JNZ	LABEL	C2 addr	3	7/10	10	FR/FRRT			
JР	LABEL	F2 addr	3	7/10		FR/FFR†			
JPE	LABEL	EA addr	3	7/10		FR/FHR†			
JPO	LABEL	E2 addr	3	7/10		FR/FRR†			
Ji	LABEL	CA addr	3	7/10		FR/FRR†			
LDA	ADDR	3A addr	3	13		FRRR			
LDAX	RP .	000X 1010	1	7		FR FR			
FDWV	nr	0007 1010	'	ı '	,	rn			

- In	struction	Code	Bytes	T St		Machine Cycles
	RP, DATA18 REG, REG, M REG, M REG, DATA REG M DATA PORT RP RP RP N REG M DATA ADDR ADDR RP RP RP REG M DATA ADDR RP RP RP REG M ADDR REG M ADD			8085A	8080A	
LXI		00RP 0001 data16	3	10	10	FRR .
MOV	-	010 D DSSS	1	4	5	F*
MOV	-	0111 0SSS	1	7	7	FW
MOV		0100 0110	1	7	7	FR
MVI		00DD D110 data	2	7	7	FR
MVI	M,DATA	36 data	2	10	10	FRW
NOP		00	1	4	4	F
ORA		1011 0SSS	1	4	4	F
ORA		B6	1	7	7	FR
ORI		F6 data	2	7	7	FR
OUT	PORT	D3 data -	2	10	10	FRO
PCHL		E9	1	6	5	S*
POP	RP	11RP 0001	1	10.	10	FRR
PUSH	RP	11RP 0101	1	12	11	SWW*
RAL		17	1	4	4	F
RAR		1F	1	4	4	F
RC		D8	1	6/12	5/11	S/S R R*
RET		C9	1	10	10	FRR
RIM (80	085A anly)	20	1	4	-	F
RLC		07	1	4	4	F
RM		F8	1	6/12	5/11	S/S R R*
RNC		D0	1 1	6/12	5/11	S/S R R*
RNZ		CO	1	6/12	5/11	S/S R R*
RP		F0	1	6/12	5/11	S/S R R*
RPE		E8	1	6/12	5/11	S/S R R*
RPO		E0	1	6/12	5/11	S/S R R*
RRC		OF	1	4	4	F
RST	N	11XX X111	1	12	11	S W W*
RŽ		C8 ·	1	6/12	5/11	S/S R R*
SBB	REG	1001 1SSS	1	4	4	F
SBB	M.	5E	1	7	7	FR
SBI	DATA	DE data	_ 2	7	7	FR
SHLD	ADDR	22 addr	3	16	16	FRRWW
SIM (80	85A only)	30	1	4	-	F
SPHL		F9	1	6	5	s*
STA	ADDR	32 addr	3	13	13	FRRW
STAX	RP	000X 0010	1	7	7	F W
STC		37	1	4	4	F
SUB	REG	1001 0SSS	1	4	4	F
SUB	м	96	1	7	7	FR
SUI	DATA	D6 data	2	7	7	FR
XCHG		EB	1	4	4	F.
XRA	REG	1010 ISSS	1	i	4	F
XRA		AE	1	, i	7	F R
XRI	DATA	EE data	2	7	,	F R
			- 1	:	'	

FRRWW

16

3

w

Machine cycle types:

FRRER

Four clock period instr fetch Six clock period instr fetch

S R

Memory read I/O read Memory write

Register Pair

BC = 00, HL = 10

LHLD

ADDR

2A addr

XTHL

E3

E = 011, H = 100, L = 101 A = 111

I/O write В Bus idle х

Variable or optional binary digit Binary digits identifying a destination register B = 000, C = 001, D = 010 Memory = 110

DDD SSS Binary digits identifying a source register

DE = 01, SP = 11 *Five clock period instruction fetch with 8080A.

[†]The longer machine cycle sequence applies regardless of condition evaluation with 8080A.

[•]An extra READ cycle (R) will occur for this condition with 8080A.

8085A CPU INSTRUCTIONS IN OPERATION CODE SEQUENCE Table 5-2

	-			<u>, </u>		,	į ·		J	,		,	· · · · · · · · · · · · · · · · · · ·			7																								
CODE	MNEN	AONIC	OP	MANIE	MONIC	CODE	MNIEN	ONIC	OP	BANIER	ONIC	OP	MNEM	ONIC	OP	MNEM	ONIC																							
CODE	INIMEIN	IONIC	CODE	1 1711112	INICIAIC	CODE	ININE	MINEMONIC		MINEMONIC		MINEMONIC		MINEMONIC		MNEMONIC		EMONIC IC		CODE MINER		DE MNEMONIC I		CODE INIMENIONIC	CODE I WINE WONTE		CODE WINEWONIC	CODE WINEWONIC	CODE ININEWONIC			CODE IMINEMON	CODE MINEMONIC		CODE	I WINE IVI	CIVIC	CODE	IVIIIEIVI	
00	NOP		2B	DCX	н	56	MOV	D,M	81	ADD	С	AC	XRA	Н	D7	RST	2																							
01	LXI	B,D16	2C	INR	L	57	MOV	D,A	82	ADD	D	AD	XRA	L	D8	RC																								
02	STAX	В	2D	DCR	L	58	MOV	E,B	83	ADD	E	AE	XRA	М	D9	_																								
03	INX	В	2E	MVI	L,D8	59	MOV	E,C	84	ADD	Н	AF	XRA	Α	DA	JC	Adr																							
04	INR	В	2F	CMA		5A	MOV	E,D	85	ADD	L	ВО	ORA	В	DB	IN	D8																							
05	DCR	В	30	SIM		5B	MOV	E,E	86	ADD	М	B1	ORA	С	DC	LCC	Adr																							
06	MVI	B,D8	31	LXI	SP,D16	5C	MOV	E,H	87	ADD	Α	B2	ORA	ם	DD	<u> </u> -																								
07	RLC		32	STA	Adr	5D	MOV	E,L	88	ADC	В	B3	ORA	E	DE	SBI	D8																							
80	_		33	INX	SP	5E	MOV	E,M	89	ADC	С	B4	ORA	Н	DF	RST	3																							
09	DAD	В	34	INR	М	5F	MOV	E,A		ADC	D	B5	ORA	L	EO	RPO																								
0A	LDAX	В	35	DCR	M	60	MOV	н,в	8B	ADC	E	В6	ORA	М	E1	POP	Н																							
OB	DCX	В	36	MVI	M,D8	61	MOV	н,с	8C	ADC	Н	B7	ORA	Α	E2	JPO	Adr																							
0¢	INR	С	37	STC		62	MOV	H,D	8D	ADC	L	B8	CMP	В	E3	XTHL																								
0D	DCR	С	38	ļ -		63	MOV	H,E	8E	ADC	М	B9	CMP	С	E4	CPO	Adr																							
0E	MVI	C,D8	39	DAD	SP	64	MOV	н,н	8F	ADC	Α	ВА	CMP	D	E5	PUSH	н																							
0F	RRÇ		3A	LDA	Adr	65	MOV	H,L	90	SUB	В	ВВ	CMP	E	E6	ANI	D8																							
10	_		3B	DCX	SP	66	MOV	н,м	91	SUB	С	BC	CMP	н -	E7	RST	4																							
11	LXI	D,D16	3C	INR	Α	67	MOV	H,A		SUB	D	BD	CMP	L	E8	RPE																								
12	STAX	D	3D	DCR	Α	68	MOV	L,B	93	SUB	E	BE	СМР	M	E9	PCHL																								
13	INX	D	3E	MVI	A,D8	69	MOV	L,C	94	SUB	н	BF	CMP	Α	EA	JPE	Adr																							
14	INR	D	3F	CMC		6A	MOV	L,D	95	SUB	L	CO	RNZ		EB	XCHG																								
15	DCR	D	40	MOV	В,В	6B	MOV	L,E	96	SUB	M	C1	POP	В	EC	CPE	Adr																							
16	MVI	D,D8	41	MOV	B,C	6C	MOV	L,H	97	SUB	Α	C2	JNZ	Adr	ED	_																								
17	RAL		42	MOV	B,D	6D	моч	L,L	98	SBB	В	C3	JMP	Adr	EE	XRI	D8																							
18	_		43	MOV	B,E	6E	MOV	L,M	99	SBB	С	C4	CNZ	Adr	EF	RST	5																							
19	DAD	D	44	MOV	В,Н	6F	MOV	L,A	9A	SBB	D	C5	PUSH	В	F0	RP																								
1A	LDAX	D	45	MOV	B,L	70	MOV	м,в	9B	SBB	E	C6	ADI	D8	F1	POP	PSW																							
1B	DCX	D	46	MOV	В,М	71	MOV	M,C	. 9C	SBB	н	C7	RST	0	F2	JP	Adr																							
1C	INR	E	47	MOV	B,A	72	MOV	M,D	9D	SBB	L	C8	RZ		F3	DI																								
10	DCR	E	48	MOV	C,B	73	MOV	M,E	9E	SBB	М	C9	RET	Adr	F4	CP	Adr																							
1 E	MVł	E,D8	49	MOV	C,C	74	MOV	м,н	9F	SBB	Α	CA	JZ		F5	PUSH	PSW																							
1F	RAR		4A	MOV	C,D	75	MOV	M,L	A0	ANA	В	СВ	_		F6	ORI	D8																							
20	RIM		4B	MOV	C,E	76	HLT	l	A1	ANA	С	.cc	CZ	Adr	F7	RST	6																							
21	LXI	H,D16	4C	MOV	C,H	77	MOV	M,A	A2	ANA	D	CD	CALL	Adr	F8	RM																								
22	SHLD	Adr	4D	MOV	C,L	78	MOV	A,B	А3	ANA	E	CE	ACI	D8	F9	SPHL																								
23	INX	н	4E	MOV	C,M	79	MOV	A,C	A4	ANA	н	CF	RST	1	FA	ML	Adr																							
24	INR	н	4F	моч	C,A	7A	моч	A,D	A5	ANA	L	D0	RNC		FB	El																								
25	DCR	н	50	MOV	D,B	7B	MOV	A,E	A6	ANA	М	D1	POP	D	FC	CM	Adr																							

51

52

53

54

MOV D,C

MOV D,D

MOV D,E

MOV D,H

MOV D,L

7C

7D

7E

7F

80

MOV

MOV

MOV

MOV

ADD

A,H Α7

A,L **A8**

A,M Α9

A,A

В

AA

ΑB

ANA Α

XRA В

XRA .с

XRA

XRA Ε

D

26

27

28

29

2A

MVI

DAA

DAD Н

LHLD Adr

H,D8

to an 8-bit data quantity. Adr = 16-bit address.

D16 = constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity.

JNC

OUT

CNC

SUI

PUSH D

Adr

D8

Adr FF

D8

FD

FE CPI

RST

D8

7

D2

D3

D4

D5

D6

⁵⁵ D8 = constant, or logical/arithmetic expression that evaluates

^{*}All mnemonics copyrighted @Intel Corporation 1976.